

Application No.: 10/042,104

Docket No.: AUS920010814US1

Filing Date: 01/07/2002

IN THE CLAIMS

Please amend the claims as set out below:

1. (canceled)

2. (canceled)

3. (currently amended) A method for performing clocked operations in an electronic device, the method comprising the steps of:

performing, in the electronic device, first and second operations responsive to a timing clock having a primary frequency f , wherein the electronic device is capable of performing the operations within X and Y cycles of the clock, respectively, and wherein X cycles of the clock correspond to a time interval $T1$ with the clock operating at the primary frequency f , and, accordingly, the device is capable of performing X/Y instances of the second operation within time interval $T1$ with the clock operating at the primary frequency f ;

generating, during the time interval $T1$, at least one extra cycle of the clock, to selectively reduce performance time for the first operation; and

masking a certain effect of the at least one extra cycle of the clock for the second operation, so that instances of the second operation during the interval $T1$ remain no greater in number than X/Y ,

wherein a first clock signal has the primary frequency f and a second clock signal has a frequency greater than the primary frequency f , and wherein generating the at least one extra cycle of the clock comprises selecting, during some of the time $T1$, the second clock signal for output as the timing clock,

wherein instances of the second operation are initiated by asserting an operation-initiating control signal in conjunction with asserting the timing clock, and wherein masking the effect of the at least one extra cycle of the clock comprises altering timing of the control signal, so that assertion of the control signal occurs during a different time interval than does assertion of the at least one extra cycle of the clock.

Application No.: 10/042,104

Docket No.: AUS920010814US1

Filing Date: 01/07/2002

4. (previously presented) The method of claim 3, wherein a third clock signal has a frequency greater than the frequency of the second clock signal, the method comprising clocking a state machine by the third clock signal.

5. (currently amended) The method of claim 4, wherein initiating the at least one extra cycle of the clock includes asserting an extra-clock-cycle-initiating control signal as an input to the state machine.

6. (original) The method of claim 4, the method comprising clocking an output register by the third clock signal.

7. (currently amended) The method of claim 6, wherein initiating the at least one extra cycle of the clock includes asserting an extra-clock-cycle-initiating control signal as an input to the output register.

8. (original) The method of claim 4, wherein an output register outputs the timing clock responsive to output signals of the state machine.

9. (currently amended) The method of claim 8, wherein the output register outputs a mask signal for masking the certain effect of the at least one extra cycle of the clock responsive to output signals of the state machine.

10. (canceled)

11. (canceled)

12. (currently amended) An apparatus for performing clocked operations comprising: first circuitry for performing first and second operations responsive to a timing clock having a primary frequency f , wherein the first circuitry is capable of performing the operations within X and Y cycles of the clock, respectively, and wherein X cycles of the clock correspond to a time interval $T1$ with the clock operating at the primary frequency f , and, accordingly, the first

Page 3 of 7

Application No.: 10/042,104

Docket No.: AUS920010814US1

Filing Date: 01/07/2002

circuitry is capable of performing X/Y instances of the second operation within time interval $T1$ with the clock operating at the primary frequency f ; and

second circuitry for generating, during the time interval $T1$, at least one extra cycle of the clock, to reduce performance time for the first operation, and for masking an affect of the at least one extra cycle of the clock with respect to the second operation, so that instances of the second operation during the interval $T1$ remain no greater in number than X/Y ,

wherein a first clock signal has the primary frequency f and a second clock signal has a frequency greater than the primary frequency f , and wherein the second circuitry comprises circuitry for selecting, during some of the time $T1$, the second clock signal for output as the timing clock,

wherein the first circuitry is operable to initiate instances of the second operation responsive to an operation-initiating-control signal asserted in conjunction with the timing clock, and wherein the second circuitry is operable to alter timing of the control signal, so that assertion of the control signal occurs during a different time interval than does assertion of the at least one extra cycle of the clock.

13. (previously presented) The apparatus of claim 12, wherein a third clock signal has a frequency greater than the frequency of the second clock signal, and the second circuitry comprises a state machine clocked by the third clock signal.

14. (currently amended) The apparatus of claim 13, wherein the second circuitry is operable to initiate the at least one extra cycle of the clock responsive to an extra-clock-cycle-initiating control signal input to the state machine.

15. (original) The apparatus of claim 13, wherein the second circuitry comprises an output register clocked by the third clock signal.

16. (currently amended) The apparatus of claim 15, wherein the second circuitry is operable to initiate the at least one extra cycle of the clock responsive to an extra-clock-cycle-initiating control signal input to the output register.

Application No.: 10/042,104

Docket No.: AUS920010814US1

Filing Date: 01/07/2002

17. (original) The apparatus of claim 13, wherein the second circuitry comprises an output register operable to output the timing clock responsive to output signals of the state machine.

18. (currently amended) The apparatus of claim 17, wherein the output register is operable to output a mask signal for masking the certain effect of the at least one extra cycle of the clock responsive to output signals of the state machine.

19. (canceled)

20. (canceled)

21. (currently amended) A computer program product for performing clocked operations in an electronic device, wherein the electronic device is operable to perform first and second operations responsive to a timing clock having a primary frequency f , the electronic device being capable of performing the operations within X and Y cycles of the clock, respectively, and wherein X cycles of the clock correspond to a time interval $T1$ with the clock operating at the primary frequency f , and, accordingly, the device is capable of performing X/Y instances of the second operation within time interval $T1$ with the clock operating at the primary frequency f , the computer program product comprising:

first instructions for generating, during the time interval $T1$, at least one extra cycle of the clock, to selectively reduce performance time for the first operation; and

second instructions for masking a certain effect of the at least one extra cycle of the clock for the second operation, so that instances of the second operation during the interval $T1$ remain no greater in number than X/Y ,

wherein a first clock signal has the primary frequency f and a second clock signal has a frequency greater than the primary frequency f , and wherein first instructions for generating the at least one extra cycle of the clock comprise instructions for selecting, during some of the time $T1$, the second clock signal for output as the timing clock,

wherein instances of the second operation are initiated in the device by asserting an operation-initiating control signal in conjunction with asserting the timing clock, and wherein the second instructions comprise instructions for altering timing of the control signal, so that

Application No.:10/042,104

Docket No.: AUS920010814US1

Filing Date: 01/07/2002

assertion of the control signal occurs during a different time interval than does assertion of the at least one extra cycle of the clock-eye.